

ELECTRONIC CIRCUIT APPARATUS AND INTEGRATED CIRCUIT
DEVICE

BACKGROUND OF THE INVENTION

5 1. Field of the Invention

The present invention relates to an electronic circuit apparatus and particularly relates to an electronic circuit apparatus applied with a so-called multi-chip module technique of assembling a plurality of unit circuit devices, such as semiconductor chips, as one
10 electronic device, and an integrated circuit device used therein.

2. Description of the Related Art

Along with evolutions in the digital network information society, digital home-use appliances have
15 evolved as multimedia apparatuses and compact electronic apparatuses represented by portable information terminals have remarkably developed. As a result, demands for smarter and more advanced large scale integrated circuits
20 (LSI) have increased and a System-on-chip (SOC) installed with sophisticated system functions on one chip has been focused.

The system-on-chip is to realize on one silicon LSI chip a system which has conventionally been realized by a
25 substrate mounted with a large number of discrete devices

and has large advantages of a low power consumption, high performance and reduction of mounting area.

Recently, however, a longer period of developing the system-on-chip and a development risk for integrating
5 a variety of system functions on one chip have become concerns, and attentions have drawn to a System-in-package (SIP) technique potentially able to realize equivalent functions to those of the system-on-chip by a short time and a low cost.

10 The system-in-package has realized a system by installing a plurality of LSIs on a single package, which is a kind of multi-chip modules. The system-in-package finally aims to supply equivalent functions to those of the system-on-chip at a low cost.

15 In a multi-chip module of the related art, such as the system-in-package, an outermost rim portion of respective semiconductor chips mounted on a substrate is provided with a plurality of connection pads for connecting with other semiconductor chips. In each of the
20 respective semiconductor chips, input/output interface circuits for electrical matching, for example, adjustment of a voltage level between the semiconductor chip and an electronic device connected to outside the module are provided between the plurality of connection pads and
25 electronic circuits integrated on the chip for realizing

functions of the system. Electrical connection between the semiconductor chips is made by connecting the connection pads of a plurality of semiconductor chips to be connected to each other by wire bonding or soldering ball, etc.

In a lecture on packaging in the session 9 at the SEMI Technology Symposium 2001, it was pointed out that when using standard chips as semiconductor chips to be mounted for reducing the costs in the system-in-package of the related art, an excessive power consumption is caused by using standard interface circuits. This is because of an increase of a load capacity in signal paths due to an existence of input/output interfaces. Also, in this lecture, it was proposed to mount on a semiconductor chip input/output interface circuits with a low load capacity for multi-chip modules separately from standard input/output interface circuits.

In a multi-chip module, such as the system-in-package, mounted with a plurality of semiconductor chips, however, the pads of each semiconductor chip include not only pads used for connecting between electronic circuits in the chip with outside the module but also pads used for mutually connecting inside semiconductor chips.

Accordingly, it is a waste of an area to provide an input/output interface between all pads and electronic

circuits. Furthermore, it leads to an addition of a load capacity to signal paths and charging/discharging thereof increases a power consumption, so that when the input/output interface circuit is provided for all pads,
5 an excessive power is consumed as a whole.

From the above viewpoint, the Japanese Unexamined Patent Publication No.H7-153902 discloses a technique of preparing a semiconductor chip composed only of a core portion of a logic circuit and preparing a semiconductor
10 chip on which only an input/output interface circuit is formed at an outer rim portion of the system-in-package so as to connect between semiconductor chips composed only of a core portion without using an input/output interface circuit.

15 However, to realize a high speed system-in-package with a low power consumption, it is important not to apply a method of using standard semiconductor chips as in the related art nor a method of uniformly producing semiconductor chips having separated functions, as in the
20 technique described in the Japanese Unexamined Patent Publication No.H7-153902, but to design a layout wherein an arrangement of pads and input/output interface circuits, etc. formed on the respective semiconductor chips becomes optimal so as to attain the shortest
25 distance connection between the respective semiconductor

chips in consideration for and arrangement and connection relationship of the plurality of semiconductor chips to be mounted for realizing desired functions.

5 SUMMARY OF THE INVENTION

An object of the present invention is to provide an electronic circuit apparatus realizing suppression of a power consumption and shorter signal transmission time by optimizing an arrangement of connection terminals between
10 semiconductor chips and other devices, external connection terminals and input/output interface circuits, and an integrated circuit device used therein.

To attain the above object, according to the present invention, there is provided an electronic
15 circuit apparatus, wherein a plurality of unit circuit devices each having an electronic circuit are mounted adjacent to each other on a substrate and the unit circuit devices are mutually electrically connected, wherein each of the unit circuit device comprises an
20 input/output interface circuit; a plurality of device connection terminals arranged on a side adjacent to the other unit circuit devices and connected respectively to the electronic circuit by inter-connection not via the input/output interface circuit; and a plurality of
25 external connection terminals arranged on a side not

adjacent to the other unit circuit devices and connected respectively to the electronic circuit by inter-connection via the input/output interface circuit.

To attain the above object, according to the
5 present invention, there is provided an integrated circuit device comprising an electronic circuit, a plurality of which are mounted adjacent to each other in one module and the electronic circuits are electrically connected, comprising an input/output interface circuit;
10 a plurality of device connection terminals arranged on a side adjacent to other integrated circuit devices when mounted on a module and connected respectively to the electronic circuit by inter-connection not via the input/output interface circuit; and a plurality of
15 external connection terminals arranged on a side not adjacent to the other integrated circuit devices and connected respectively to the electronic circuit by inter-connection via the input/output interface circuit.

In the present invention, preferably, the unit
20 circuit device comprises a plurality of test terminals for a test on the electronic circuit arranged on a side not adjacent to the other unit circuit devices; and the test terminals are connected respectively to the electronic circuit by inter-connection via the
25 input/output interface circuit.

In the present invention, preferably, the unit circuit device has a plurality of test terminals for a test on the electronic circuit arranged on a side adjacent to the other unit circuit devices and inside the device connection terminals; and the test terminals are
5 connected respectively to the electronic circuit by inter-connection via the input/output interface circuit.

In the present invention, preferably, the external connection terminals serve as connection terminals for
10 connecting with outside the electronic circuit apparatus and also as connection terminals for a test on the electronic circuit.

In the electronic circuit apparatus of the present invention, a plurality of device connection terminals
15 connected respectively to electronic circuit by inter-connection not via input/output interface circuit are arranged on a side adjacent to other unit circuit device need to be connected in respective unit circuit devices. In this case, comparing with the case where the device
20 connection terminals are provided on any sides and not always next to each other, a distance between the device connection terminals of the unit circuit devices need to be connected becomes shorter and signals are transmitted between electronic circuits of the respective unit
25 circuit devices without passing through input/output

interfaces.

BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 is a plan view of an example of an
5 electronic circuit apparatus according to a first
embodiment;

FIG. 2 is a schematic sectional view for explaining
an example of a method of electrically connecting between
semiconductor chips and a mounting state on a supporting
10 substrate in the electronic circuit apparatus according
to a first embodiment;

FIG. 3 is a schematic sectional view for explaining
another example of a method of electrically connecting
between semiconductor chips and a mounting state on a
15 supporting substrate in the electronic circuit apparatus
according to a first embodiment;

FIG. 4 is a plan view of an example of an
electronic circuit apparatus according to a second
embodiment;

20 FIG. 5 is a plan view of an example of an
electronic circuit apparatus according to a third
embodiment; and

FIG. 6 is a plan view of an example of an
electronic circuit apparatus according to a fourth
25 embodiment.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Below, embodiments of an electronic circuit apparatus of the present invention will be explained with
5 reference to drawings.

First Embodiment

Figure 1 is a plan view of an electronic circuit apparatus according to the present embodiment being applied a so-called multi-chip module technique.

10 As shown in FIG. 1, in the electronic apparatus according to the present embodiment, a supporting substrate 100 made by silicon, etc. called an interposer is mounted with two semiconductor chips 1 and 2.

The first semiconductor chip 1 comprises an
15 electronic circuit 1a, such as a logic circuit or a memory circuit, wherein a plurality of connection pads 3 for connecting with the second semiconductor chip 2 is arranged on the side adjacent to the second semiconductor chip 2, for example, along a side adjacent to the second
20 semiconductor chip 2. The connection pad 3 is smaller than a later explained test pad 6 and test/connection pad 7 and is for example 30 μ m X 30 μ m or less.

The connection pads 3 are electrically connected to the electronic circuit 1a by inter-connection (not shown)
25 not via an input/output interface circuit (I/O circuit).

Due to this, the first semiconductor chip 1 can directly transmit a signal from the electronic circuit 1a to the second semiconductor chip 2 not via the I/O circuit. Also, to attain this arrangement of the connection pads 3, it
5 is preferable to design that circuit blocks for performing transmission of signals with the second semiconductor chip 2 among circuit blocks composing the electronic circuit 1a of the first semiconductor chip are allocated on the second semiconductor chip 2 side.

10 Furthermore, in the first semiconductor chip 1, a plurality of input/output interface circuits 5 for connecting with the electronic circuit 1a are arranged outside the electronic circuit 1a on a side not adjacent to the second semiconductor chip 2, for example, along
15 three sides other than the side adjacent to the second semiconductor chip 2.

The input/output interface circuit 5 has a function of substantially matching voltage levels of signals to be handled between an external apparatus and the
20 semiconductor chip. The input/output interface is, for example, an input buffer for detecting a signal from outside the semiconductor chip, an output buffer for driving a signal to outside the chip and a bus type bidirectional buffer, etc.

25 Outside the input/output interface circuits 5 is

arranged test pads 6 for bringing to contact a prober,
etc. at the time of conducting a function test and other
tests on the electronic circuit 1a and a plurality of
test/connection pads 7 for bringing to contact the prober,
5 etc. during the test and used for connecting with the
supporting substrate also after the test. Note that the
test/connection pads 7 correspond to an embodiment of
"external connection terminals" of the present invention.

The test pad 6 and the test/connection pad 7 are
10 connected to the electronic circuit 1a by inter-
connection (not shown) via the input/output interface
circuit 5. Due to this, matching is performed, such as
matching voltage levels, on signals transmitted to and
from the external apparatus during the test and in use
15 and electrical transmission of signals is performed.

The second semiconductor chip 2 comprises an
electronic circuit 2a, such as a logic circuit or a
memory circuit, wherein a plurality of connection pads 3
for connecting with the first semiconductor chip 1 are
20 arranged along a side adjacent to the first semiconductor
chip 1.

The connection pads 3 are electrically connected
directly with the electronic circuit 1a by inter-
connection (not shown) not via the input/output interface
25 circuit. Also, to attain this arrangement of the

connection pads 3, it is designed that circuit blocks for performing transmission of signals with the first semiconductor chip 1 among circuit blocks composing the electronic circuit 2a of the second semiconductor chip are allocated to the first semiconductor chip 1 side.

Furthermore, in the second semiconductor chip 2, a plurality of input/output interface circuits 5 for connecting to the electronic circuit 2a are arranged outside the electronic circuit 2a on a side not adjacent to the first semiconductor chip 1, for example, along three sides other than the side adjacent to the first semiconductor chip 1.

Outside the input/output interface circuit 5 is arranged a plurality of test pads 6 and test/connection pads 7 connected to the electronic circuit 1a by inter-connection (not shown) via the input/output interface circuit 5 in the same way as in the first semiconductor chip 1.

As a result that the connection pads 3 of the above first semiconductor chip 1 and second semiconductor chip 2 are connected to each other by connection wiring 4, the first semiconductor chip 1 and second semiconductor chip 2 are electrically connected.

The electronic circuit apparatus according to the present embodiment is configured, as shown in FIG. 1,

when assuming the two semiconductor chips 1 and 2 as one group, that the interface circuits 5, the test pads 6 and the external connection pads 7 are arranged around on a rim portion of the group of semiconductors 1 and 2, and
5 has the configuration close to a system LSI wherein the electronic circuits 1a and 2a are formed on substantially one chip.

Connection of the first semiconductor chip 1 and the second semiconductor chip 2 by the connection wiring
10 4 is realized for example as below.

Figure 2 is a schematic sectional view for explaining an example of a method of electrically connecting between the semiconductor chips 1 and 2 and a mounting state on the supporting substrate 100.

15 As shown in FIG. 2, for example, the connection pads 3 of the semiconductor chips 1 and 2 are connected by a connection semiconductor chip 110 being formed the connection wiring 4.

Namely, the connection semiconductor chip 110 being
20 formed the connection wiring 4 as shown in FIG. 1 is prepared, a surface being formed the connection wiring 4 of the connection semiconductor chip 110 is brought to face the first and second semiconductor chips 1 and 2, the connection wiring 4 of the connection semiconductor
25 chip 110 and the connection pads 3 of the semiconductor

chips 1 and 2 are electrically connected by bumps 111, and the connection semiconductor chip 110 is mounted on the semiconductor chips 1 and 2.

As a result, the connection pads 3 of the first
5 semiconductor chip 1 and the connection pads 3 of the second semiconductor chip 2 are electrically connected via the connection wiring 4 of the connection semiconductor chip 110 mounted thereon.

When applying the above connection method, a
10 surface on an opposite side of a surface being formed the electronic circuits 1a and 2a of the semiconductor chips 1 and 2 is brought to face the supporting substrate 100 for mounting, and the test/connection pads 7 of the semiconductor chips 1 and 2 and the not shown wiring
15 formed on the supporting substrate 100 are connected by bonding wire 102. Note that the not shown wiring is connected to the external connection pads 101 formed around, respectively.

In the electronic circuit apparatus configured as
20 above, in a state that the connection semiconductor chip 110 is mounted without forming the bonding wire 102, a test is conducted by bringing the prober contact the test pads 6 and test/connection pads 7 of the semiconductor chips 1 and 2.

25 When the electronic circuit apparatus is judged to

be good by the test, wiring between the test/connection pads 7 of the semiconductor chips 1 and 2 and the supporting substrate 100 is connected by the bonding wire 102, and the external connection pads 101 formed on the supporting substrate 100 are further connected to pads of a not shown mounting substrate, etc. and provided for use in that state.

Also, other than the above method, the semiconductor chips 1 and 2 can be electrically connected by applying a method as shown in FIG. 3.

Figure 3 is a schematic sectional view for explaining another example of a method of electrically connecting between the semiconductor chips 1 and 2 and a mounting state on the supported substrate 100.

As shown in FIG. 3, for example, the respective semiconductor chips 1 and 2 are mounted on the supporting substrate 100 being formed the connection wiring 4 by making a surface being formed the connection pads 3 of the semiconductor chips 1 and 2 face the supporting substrate 100. At this time, the connection wiring 4 of the supporting substrate 100 and the connection pads 3 of the respective semiconductor chips 1 and 2 are made via the bumps 111.

The supporting substrate 100 is formed wiring for connecting the test pads 6 and the test/connection pads 7

of the semiconductor chips 1 and 2 other than the connection wiring 4, and between the test pads 6 and the test/connection pads 7 and wiring is also electrically connected by the bumps 111 at the same time. Note that
5 the wiring is connected to each of the connection pads 101 formed around the supporting substrate 100.

In the electronic circuit apparatus configured as above, a test is conducted by bringing the prober contact the external connection pads 101 electrically connected
10 to the test pads 6 and test/connection pads 7 of the semiconductor chips 1 and 2 by wiring.

When the electronic circuit apparatus is judged to be good by the test, the external connection pads 101 electrically connected to the test/connection pads 7 of
15 the semiconductor chips 1 and 2 by wiring is electrically connected to pads of a not shown mounting substrate by bonding wire and provided to be used in that state.

In the electronic circuit apparatus configured as above according to the present embodiment, only the
20 connection pads 3 are allocated to be arranged at a position along one side by which the semiconductor chips 1 and 2 are adjacent to each other, and the input/output interface circuits 5, test pads 6 and external connection pads 7 are arranged along the remaining three sides.
25 Furthermore, the connection pads 3 and the electronic

circuits 1a and 2a are configured to be directly connected by inter-connection not via the input/output interface circuits 5.

As explained above, by arranging the connection pads 3 only along the mutually adjacent side, that is, by arranging along a side closest to the other semiconductor chip to be connected, connection at the shortest distance becomes possible by the connection wiring 4, furthermore, a signal transmission time can be made shorter.

Also, since the electronic circuits 1a and 2a of the semiconductor chips 1 and 2 are connected by the inter-connection not by detouring to the input/output interface circuits 5, a power consumption is suppressed and a signal transmission time is made shorter for an amount of omitting the input/output interface circuits 5.

Furthermore, in the present embodiment, electrical connection between the semiconductor chips 1 and 2 is made not by using the bonding wire but by using the connection wiring 4 formed on the connection semiconductor chip 110 or the supporting substrate 100 in the same way as in a pre-wafer process, the wiring density can be made high and a high speed operation becomes possible by reducing a signal delay amount. Since the density of the connection wire 4 can be made high as such, between the respective connection pads 3 can be

surely connected even in the case of gathering the small connection pads 3 to arrange along one side of the semiconductor chips 1 and 2.

Second Embodiment

5 Figure 4 is a plan view of an electronic circuit apparatus according to the present embodiment to which a so-called multi-chip module technique is applied.

As shown in FIG. 4, in the electronic apparatus according to the present embodiment, three semiconductor
10 chips 11, 12 and 13 are mounted on a supporting substrate 100 made by silicon, etc. called an interposer. Note that the same reference numbers are given to the same components as those in FIG. 1 and an explanation thereof will be omitted.

15 The first semiconductor chip 11 comprises an electronic circuit 11a, such as a logic circuit or a memory circuit, wherein a plurality of connection pads 3 for connecting to a second semiconductor chip 12 and a third semiconductor chip 13 are arranged on the side
20 adjacent to the second and third semiconductor chips 12 and 13, for example, at positions along two sides adjacent to the semiconductor chips 12 and 13.

The connection pads 3 are electrically connected to the electronic circuit 11a by inter-connection (not
25 shown) not via input/output interface circuits. Also, to

attain this arrangement of the connection pads 3, it is preferable to design that circuit blocks for performing transmission of signals with the second and third semiconductor chips 12 and 13 among circuit blocks
5 composing the electronic circuit 11a of the first semiconductor chip 11 are allocated on the second and third semiconductor chips 12 and 13 side.

Furthermore, the first semiconductor chip 11 is arranged a plurality of input/output interface circuits 5
10 connected with the electronic circuit 11a outside the electronic circuit 11a on the sides not adjacent to the second and third semiconductor chips 12 and 13, for example, along two sides other than the sides adjacent to the second and third semiconductor chips 12 and 13.

15 Outside of the input/output interface circuits 5 is arranged a plurality of test pads 6 and test/connection pads 7 connected to the electronic circuit 11a by inter-connection (not shown) through the input/output interface circuits 5.

20 The second semiconductor chip 12 comprises an electronic circuit 12a, such as a logic circuit or a memory circuit, wherein a plurality of connection pads 3 for connecting to a first semiconductor chip 11 and a third semiconductor chip 13 at positions along two sides
25 adjacent to the first and third semiconductor chips 11

and 13.

The connection pads 3 are electrically connected to the electronic circuit 12a by inter-connection not via any input/output interface circuits. Also, to attain this
5 arrangement of the connection pads 3, it is preferable to design that circuit blocks for performing transmission of signals with the first and third semiconductor chips 11 and 13 among circuit blocks composing the electronic circuit 12a of the second semiconductor chip 12 are
10 allocated on the first and third semiconductor chips 11 and 13 side.

Furthermore, the second semiconductor chip 12 is arranged a plurality of input/output interface circuits 5 for connecting with the electronic circuit 12a outside
15 the electronic circuit 12a on the side not adjacent to the first and third semiconductor chips 11 and 13, for example, along two sides other than the sides adjacent to the first and third semiconductor chips 11 and 13.

Outside the input/output interface circuits 5 is
20 arranged a plurality of test pads 6 and test/connection pads 7 connected to the electronic circuit 12a by inter-connection (not shown) through the input/output interface circuits 5.

The third semiconductor chip 13 comprises an
25 electronic circuit 13a, such as a logic circuit or a

memory circuit, wherein a plurality of connection pads 3 for connecting with the first and second semiconductor chips 11 and 12 are arranged on the side adjacent to the first and second semiconductor chips 11 and 12, for example, at positions along a side adjacent to the first and second semiconductor chips 11 and 12.

The connection pads 3 are electrically connected with the electronic circuit 13a by inter-connection not via any input/output interface circuits. Also, to attain this arrangement of the connection pads 3, it is preferable to design that circuit blocks for performing transmission of signals with the first and second semiconductor chips 11 and 12 among circuit blocks composing the electronic circuit 13a of the third semiconductor chip 13 are allocated on the first and second semiconductor chips 11 and 12 side.

Furthermore, the third semiconductor chip 13 is arranged a plurality of input/output interface circuits 5 for connecting with the electronic circuit 13a outside the electronic circuit 13a on the side not adjacent to the first and second semiconductor chips 11 and 12, for example, along three sides other than the side adjacent to the first and second semiconductor chips 11 and 12.

Outside the input/output interface circuits 5 is arranged a plurality of test pads 6 and test/connection

pads 7 connected to the electronic circuit 13a by inter-connection (not shown) via the input/output interface circuits 5.

As a result that between the connection pads 3 of
5 the first semiconductor chip 11 and the second
semiconductor chip 12 and between the connection pads 3
of the first and second semiconductor chips 11 and 12 and
the third semiconductor chip 13 are connected to each
other by the connection wiring 4, electrical connection
10 between the respective semiconductor chips is made.

The electronic circuit apparatus according to the
present embodiment is configured, as shown in FIG. 4,
when assuming the three semiconductor chips 11, 12 and 13
as one group, that the interface circuits 5, the test
15 pads 6 and the external connection pads 7 are arranged
around on a rim portion of the group of semiconductors 11,
12 and 13 in the same way as in the first embodiment, and
has the configuration close to a system LSI wherein the
electronic circuits 11a, 12a and 13a are formed on
20 substantially one chip.

Connection between the respective semiconductor
chips 11, 12 and 13 and mounting on the supporting
substrate 100 can be performed in the same way as in the
first embodiment shown in FIG. 2 and FIG. 3.

25 According to the electronic circuit apparatus

configured as above according to the present embodiment,
in the same way as in the first embodiment, between the
semiconductor chips 11, 12 and 13 can be connected at the
shortest distance by the connection wiring 4, also, since
5 between the electronic circuits 11a, 12a and 13a of the
semiconductor chips 11, 12 and 13 are connected by inter-
connection not by detouring to input/output interface
circuits 5, a signal transmission time can be made
shorter and a power consumption can be suppressed.

10 Furthermore, electrical connection between the
semiconductor chips 11, 12 and 13 is made not by using
the bonding wire but by using the connection wiring 4
formed on the connection semiconductor chip 110 or the
supporting substrate 100 in the same way as in the pre-
15 wafer process, the wiring density can be made high and a
high speed operation becomes possible by reducing a
signal delay amount.

Third Embodiment

Figure 5 is a plan view of an electronic circuit
20 apparatus according to the present embodiment to which a
so-called multi-chip module technique is applied.

As shown in FIG. 5, in the electronic apparatus
according to the present embodiment, two semiconductor
chips 21 and 22 are mounted on a supporting substrate 100
25 made by silicon, etc. called an interposer. Note that the

same reference numbers are given to the same components as those in FIG. 1 and an explanation thereof will be omitted.

The first semiconductor chip 21 comprises an
5 electronic circuit 21a, such as a logic circuit or a memory circuit, wherein a plurality of input/output interface circuits 5 connected with the electronic circuit 21a are arranged outside the electronic circuit 21a along four sides of the first semiconductor chip 21.

10 Also, in the first semiconductor chip 21, a plurality of test pads 6 connected to the input/output interface circuits 5 are arranged outside the input/output interface circuits 5 on the side adjacent to the second semiconductor chip 22, for example, along a
15 side adjacent to the second semiconductor chip 22, and a plurality of connection pads 3 for connecting with the second semiconductor chip 22 are arranged further outside of the test pads 6.

The connection pads 3 are electrically connected to
20 the electronic circuit 21a by inter-connection (not shown) not via any input/output interface circuits 5. Also, to attain this arrangement of the connection pads 3, in accordance with needs, it is preferable to design that circuit blocks for performing transmission of signals
25 with the second semiconductor chip 22 among circuit

blocks composing the electronic circuit 21a of the first semiconductor chip 21 are allocated on the second semiconductor chip 22 side.

Furthermore, in the first semiconductor chip 21, a
5 plurality of test/connection pads 7 connected to the input/output interface circuits 5 are arranged outside of the input/output interface circuits 5 on the side not adjacent to the second semiconductor chip 22, for example, along three sides other than the side adjacent to the
10 second semiconductor chip 22.

The second semiconductor chip 22 comprises an electronic circuit 22a, such as a logic circuit or a memory circuit, wherein a plurality of input/output interface circuits 5 connected with to the electronic
15 circuit 22a are arranged outside the electronic circuit 22a along four sides of the second semiconductor chip 22.

Also, in the second semiconductor chip 22, a plurality of test pads 6 connected to the input/output interface circuits 5 are arranged outside the
20 input/output interface circuits 5 on the side adjacent to the first semiconductor chip 21, for example, along a side adjacent to the first semiconductor chip 21, and a plurality of connection pads 3 for connecting with the first semiconductor chip 21 are arranged further outside
25 of the test pads 6.

The connection pads 3 is electrically connected to the electronic circuit 22a by inter-connection (not shown) not via the input/output interface circuits 5. Also, to attain this arrangement of the connection pads 3, in accordance with needs, it is preferable to design that circuit blocks for performing transmission of signals with the first semiconductor chip 21 among circuit blocks composing the electronic circuit 22a of the second semiconductor chip 22 are allocated on the first semiconductor chip 21 side.

Furthermore, in the second semiconductor chip 22, a plurality of test/connection pads 7 connected to the input/output interface circuits 5 are arranged outside the input/output interface circuits 5 on the side not adjacent to the first semiconductor chip 21, for example, along three sides other than the side adjacent to the first semiconductor chip 21.

The connection pads 3 of the above first semiconductor chip 1 and second semiconductor chip 2 are connected to each other by the connection wiring 4, so that the first semiconductor chip 21 and the second semiconductor chip 22 are electrically connected.

The connection between the first and second semiconductor chips 21 and 22 by the connection wiring 4 and mounting on the supporting substrate 100 can be made

in the same way as in the first embodiment shown in FIG. 2 and FIG. 3.

In the electronic circuit apparatus configured as above according to the present embodiment, being
5 different from the first embodiment, the interface circuits 5 and test circuits 6 are arranged other than the connection pads 3 on the side by which the semiconductor chips 21 and 22 are adjacent to each other, and the interface circuits 5 and the test circuits 6 are
10 formed on a region between the connection pads 3 and the electronic circuits 21a and 22a, and the connection pads 3 are arranged on the outermost side.

Also, in the same way as in the first embodiment, it is configured that the connection pads 3 and the
15 electronic circuits 21a and 22a are directly connected by inter-connection (not shown) not via the input/output interface circuits 5.

Accordingly, even in the case where the arrangement of the pads explained in the first embodiment cannot be
20 obtained due to a constraint of layout designing of a semiconductor chip, connection at the shortest distance becomes possible by the connection wiring 4 and a signal transmission time can be made shorter by arranging the connection pads 3 at a position along a mutually adjacent
25 side in an outermost region.

Also, since the electronic circuits 21a and 22a of the semiconductor chips 21 and 22 are connected by inter-connection (not shown) not by detouring to the input/output interface circuits 5, a power consumption
5 can be suppressed and a signal transmission time can be made shorter for an amount that the input/output interface circuits 5 are omitted.

Furthermore, since electrical connection between the semiconductor chips 21 and 22 is made not by using
10 bonding wire but by using the connection wiring 4 formed on the connection semiconductor chip 110 or the supporting substrate 100 in the same way as in the pre-wafer process, the wiring density can be made high and a high speed operation becomes possible by reducing a
15 signal delay amount.

Fourth Embodiment

Figure 6 is a plan view of an electronic circuit apparatus according to the present embodiment to which a so-called multi-chip module technique is applied.

20 As shown in FIG. 6, in the electronic apparatus according to the present embodiment, three semiconductor chips 31, 32 and 33 are mounted on a supporting substrate 100 made by silicon, etc. called an interposer. Note that the same reference numbers are given to the same
25 components as those in FIG. 1 and an explanation thereof

will be omitted.

The first semiconductor chip 31 comprises an electronic circuit 31a, such as a logic circuit or a memory circuit, wherein a plurality of input/output interface circuits 5 connected to the electronic circuit 31a are arranged outside the electronic circuit 31a along four sides of the first semiconductor chip 31.

Also, in the first semiconductor chip 31, a plurality of test pads 6 connected to the input/output interface circuits 5 are arranged outside the input/output interface circuits 5 on the side adjacent to the second and third semiconductor chips 32 and 33, for example, along two sides adjacent to the second and third semiconductor chips 32 and 33, a plurality of test pads 6 connected to the input/output interface circuits 5 are arranged outside the input/output interface circuits 5, and a plurality of connection pads 3 for connecting with the second and third semiconductor chips 32 and 33 are arranged further outside of the test pads 6.

The connection pads 3 are electrically connected to the electronic circuit 31a by inter-connection (not shown) not via any input/output interface circuits 5. Also, to attain this arrangement of the connection pads 3, in accordance with needs, it is preferable to design that circuit blocks for performing transmission of signals

with the second and third semiconductor chips 32 and 33 among circuit blocks composing the electronic circuit 31a of the first semiconductor chip 31 are allocated on the second and third semiconductor chips 32 and 33 side.

5 Furthermore, in the first semiconductor chip 31, a plurality of test/connection pads 7 connected to the input/output interface circuits 5 are arranged outside the input/output interface circuits 5 on the side not adjacent to the second and third semiconductor chips 32 and 33, for example, along two sides other than the sides
10 adjacent to the second and third semiconductor chips 32 and 33.

 The second semiconductor chip 32 comprises an electronic circuit 32a, such as a logic circuit or a
15 memory circuit, wherein a plurality of input/output interface circuits 5 connected to the electronic circuit 32a are arranged outside the electronic circuit 32a along four sides of the second semiconductor chip 32.

 Also, in the second semiconductor chip 32, a
20 plurality of test pads 6 connected to the input/output interface circuits 5 are arranged outside the input/output interface circuit 5 on the side adjacent to the first and third semiconductor chips 31 and 33, for example, along two sides adjacent to the first and third
25 semiconductor chips 31 and 33, and a plurality of

connection pads 3 for connecting with the first and third semiconductor chips 31 and 33 are arranged further outside of the test pads 6.

The connection pads 3 are electrically connected to
5 the electronic circuit 32a by inter-connection (not shown) not via any input/output interface circuits 5. Also, to attain this arrangement of the connection pads 3, in accordance with needs, it is preferable to design that circuit blocks for performing transmission of signals
10 with the first and third semiconductor chips 31 and 33 among circuit blocks composing the electronic circuit 32a of the second semiconductor chip 32 are allocated on the first and third semiconductor chips 31 and 33 side.

Furthermore, in the second semiconductor chip 32, a
15 plurality of test/connection pads 7 connected to the input/output interface circuits 5 are arranged outside the input/output interface circuits 5 on the side not adjacent to the first and third semiconductor chips 31 and 33, for example, along two sides other than the sides
20 adjacent to the first and third semiconductor chips 31 and 33.

The third semiconductor chip 33 comprises an electronic circuit 33a, such as a logic circuit or a memory circuit, wherein a plurality of input/output
25 interface circuits 5 connected to the electronic circuit

33a are arranged outside the electronic circuit 33a along four sides of the third semiconductor chip 33.

Also, in the third semiconductor chip 33, a plurality of test pads 6 connected to the input/output interface circuits 5 are arranged outside the input/output interface circuit 5 on the side adjacent to the first and second semiconductor chips 31 and 32, for example, at a position along one side adjacent to the first and second semiconductor chips 31 and 32, and a plurality of connection pads 3 for connecting with the first and second semiconductor chips 31 and 32 are arranged further outside of the test pads 6.

The connection pads 3 are electrically connected to the electronic circuit 33a by inter-connection (not shown) not via any input/output interface circuits 5. Also, to attain this arrangement of the connection pads 3, in accordance with needs, it is preferable to design that circuit blocks for performing transmission of signals with the first and second semiconductor chips 31 and 32 among circuit blocks composing the electronic circuit 33a of the third semiconductor chip 33 are allocated on the first and second semiconductor chips 31 and 32 side.

Furthermore, in the third semiconductor chip 33, a plurality of test/connection pads 7 connected to the input/output interface circuits 5 are arranged outside

the input/output interface circuits 5 on the side not adjacent to the first and second semiconductor chips 31 and 32, for example, along three sides other than the side adjacent to the first and second semiconductor chips 31 and 32.

As a result that between the connection pads 3 of the first semiconductor chip 31 and the second semiconductor chip 32 and between the connection pads 3 of the first and second semiconductor 31 and 32 and the third semiconductor chip 33 are connected to each other by the connection wiring 4, electric connection between the respective semiconductor chips is made.

The connection between the respective semiconductor chips 31, 32 and 33 by the connection wiring 4 and mounting on the supporting substrate 100 can be made in the same way as in the first embodiment shown in FIG. 2 and FIG. 3.

According to the electronic circuit apparatus configured as above according to the present embodiment, in the same way as in the third embodiment, the interface circuits 5 and test circuits 6 are arranged other than the connection pads 3 at positions along the side by which the semiconductor chips 31, 32 and 33 are adjacent to each other, and the interface circuits 5 and the test circuits 6 are formed on a region between the connection

pads 3 and the electronic circuits 31a, 32a and 33a, and the connection pads 3 are arranged on the outermost side.

Also, in the same way as in the first embodiment, it is configured that the connection pads 3 and the
5 electronic circuits 31a, 32a and 33a are directly connected by inter-connection (not shown) not via any input/output interface circuits 5.

Accordingly, even in the case where the arrangement of the pads explained in the first embodiment cannot be
10 obtained due to a constraint of layout designing of a semiconductor chip, connection at the shortest distance becomes possible by the connection wiring 4 and a signal transmission time can be made shorter by arranging the connection pads 3 of the respective semiconductor chips
15 at a position adjacent to each other and at the outermost region.

Also, since the electronic circuits 31a, 32a and 33a of the semiconductor chips 31, 32 and 33 are connected by inter-connection (not shown) not by
20 detouring to the input/output interface circuits 5, a power consumption can be suppressed and a signal transmission time is made shorter for an amount that the input/output interface circuits 5 are omitted.

Furthermore, since electrical connection between
25 the semiconductor chips 31 and 32 is made not by using

bonding wire but by using the connection wiring 4 formed on the connection semiconductor chip 110 or the supporting substrate 100 in the same way as in the pre-wafer process, the wiring density can be made high and a high speed operation becomes possible by reducing a signal delay amount.

The electronic circuit apparatus of the present invention is not limited to the above embodiments.

For example, the configuration of the supporting substrate 100 called an interposer is not particularly limited and those having the configuration that the external connection pads are arranged around a mounting surface of semiconductor chips on the supporting substrate 100 as in the present embodiment and the configuration of arranging a plurality of bumps on a back surface of the supporting substrate 100 can be also applied.

Also, an example of electrically connecting the connection pads 3 of the respective semiconductor chips by using the connection semiconductor chip 110 being formed the connection wiring 4 and forming the connection wiring 4 on the supporting substrate 100 was explained, but it is not particularly limited to this method.

For example, the connection wiring 4 for connecting respective connection pads 3 can be formed by, after

mounting on the supporting substrate 100, forming an insulation film covering the respective semiconductor chips, forming contact holes reaching to connection holes on the insulation film and burying the contact holes.

5 Other than the above, a variety of modifications may be made within the scope of the present invention.

 According to the electronic circuit apparatus of the present invention, suppression of a power consumption and a shorter signal transmission time can be realized by
10 optimizing an arrangement of the device connection terminals between respective unit circuit devices, external connection terminals and input/output interface circuits.